Abstract
Introduction
Incremental floorplanning problems get more and more attention with the rapid advancement of technology. It is very hard for designer to meet all the geometry constraints or performance acquirements. Therefore, it is essential to execute the incremental modifications [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . The incremental area of a chip also significant affects the temperature of module. In order to keep the chip temperature below a certain limit, the increasing chip area can be a cost function. Since the cost of increasing the chip area is about the inverse rate as power density, reducing the maximum temperature in the chip can reduce the cost of the cooling system, which constitutes a major component of the overall cost. With increases in power density of digital circuits is fast becoming a significant process in microprocessor design. Recently temperature aware designs have been proposed [2] . Temperature aware design issues for Simultaneous Multithreading and Chip Multiprocessing architectures have been studied. [3] . The thermal efficiency of SMT and CMP architectures have been take into account by [4] and temperature aware micro architectures have been proposed [5] [6] . However, it will benefit the design if a cost function that can co-optimize temperature reduction and chip area minimization in the optimization problem.
A geometric programming (GP) is a type of mathematical optimization approach characterized by objective and constraint functions with special form. Recently, numbers of practical problems, particularly in semiconductor and electrical circuit design, have been found to be equivalent (or can be well transformed) to GP's form [11] [12] [13] [14] [15] . A new approach, interior-point algorithms, has been developed to solve the large-scale GP problem efficiently and reliably [11] [12], which benefits the development of semiconductor and electrical circuit design. In this study, we write down the examined problem as a nonlinear convex problem. Then, the design of incremental floorplanning can be expressed as a special form of optimization problem, called geometric programming, for which can be transformed to a convex optimization problem, and then solved efficiently. The result shows that the difference between the maximum temperatures and temperatures for MCNC ami33 after optimization can be as high as 80 o C. We have modified a floorplanning tool to include temperature as an objective for block area to reduce the hot spot temperature. We show that it is possible to find a floorplan that can reduce the maximum temperature of the chip and minimize the chip area while maintaining comparable performance. This paper is organized as follows. In Sec. 2, the design of temperature aware reduction problem is modeled as a geometric programming model. In Sec. 3, the module temperature reduction and chip area are optimized. Finally we draw conclusions.
Theory and Methodology

Geometric programming
Let f be a real-valued function of n real, positive variables n x x ...
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; it is called a posynomial function if it has the form: . We notice that the most important feature of GP is that they can be globally solved with efficiency. By the graph representation we can obtain the following optimization problem.
Incremental floorplaning and temperature aware problems
where α are the weights of the area and the maximum temperature in the chip, respectively. This problem is subject to the following constraints. First, the incremental module width constraints:
where the width of module after increasing must be larger than the original width. Second, the incremental module height constraints:
where the height of module after increasing must be larger than the original height. Third, the chip width constraints: where P i is the power consumption, t is the thickness of the chip, k is the thermal conductivity of the material , a i is the module area. This expression shows that it is a nonlinear optimization problem. All of the geometric constraints can be rewritten as posymonial inequality and the temperature equality is a monomial equality, so the optimal problem could be changed to a GP problem. Fig. 2 shows the chip after area incremental and module temperature after reduction. 
Results and discussion
This GP is numerically solved using Matlab ® codes [16] . Each run of Parquet takes about 10 seconds running on a single PC, and we ran the chip MCNC ami33 and generate the case for weight 0.1 to 0.9. Figure 3(a) shows the position and area of original MCNC ami33. Since the Parquet generated floorplan may have some unused space. The area of some modules is increased to fill the unused space shows in Fig. 3(b) , as expected; increasing the area of the chip will decrease the power density of the blocks and affect the temperature of the chip. Figure 4 shows the temperature reduction can be up to 80 o C and low to 6 o C for weight (α = 0.5). It depends on the power which generated by each module and the area increase on each module. Figure 5 shows the incremental area on each module. The incremental area is up to 30 mm 2 low to 8 mm 2 . It depend on dead spaces of each module and the position which may affect the maximize chip area (H x W); the original temperature is also one part of factor to determine the area and the higher temperature of module results in more incremental area. The total chip area of MCNC ami33 is summarized in Fig. 6 . This GP is numerically solved using a set of extended Matlab® codes [16] . For the MCNC ami33 problem which has 99 variables, 186 linear constraints and 33 nonlinear constraints. Each run of Parquet takes about 30 seconds running on a single PC. To study the efficiency of the proposed method, a standard nonlinear optimization problem solver Lingo® [17] is used. It requires 120 and seconds. The proposed approach is about four times faster than the Lingo®. For more realistic large-scale problem, the difference of computational cost will be significant.
Conclusion
A general temperature aware problem has been discussed in this paper. By properly and carefully formulating the problem, an efficient calculated via geometry programming. Through experiments on the MCNC ami33, we have shown that we can obtain a temperature reduction of 80 o C while keeping minimize chip area about 700 mm 2 . Finally, we find that GP method is a cost-effective way by comparing with the computational cost of Lingo® in this optimization problem.
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